High-Speed Digital System Design A Handbook of Interconnect Theory and Design Practices

, by Hall, Stephen H.; Hall, Garrett W.; McCall, James A.

Write a Review

Note: Supplemental materials are not guaranteed with Rental or Used book purchases.

ISBN: 9780471360902 | 0471360902
Cover: Hardcover
Copyright: 9/8/2000

Rent

(Recommended)

$112.68

Term

Due

Price

Semester

Dec 12

$118.61

Quarter

Aug 13

$112.68

Short Term

Jul 7

$106.75

*This item is part of an exclusive publisher rental program and requires an additional convenience fee. This fee will be reflected in the shopping cart.
Buy Used

Usually Ships in 3-5 Business Days

$136.82
Buy New

Print on Demand: 2-4 Weeks. This item cannot be cancelled or returned.

$189.83

Summary

Author Biography

Supplemental Materials

* The practical aspects of making measurements in high-speed digital systems

Preface

The Importance of Interconnect Design

(6)

The Basics

(2)

The Past and the Future

(3)

Ideal Transformation Line Fundamentals

(35)

Transmission Line Structures on a PCB or MCM

(1)

Wave Propagation

(1)

Transmission Line Parameters

(9)

Characteristic Impedance

(3)

Propagation Velocity, Time, and Distance

(1)

Equivalent Circuit Models for SPICE Simulation

(3)

Launching Initial Wave and Transmission Line Reflections

(18)

Initial Wave

(1)

Multiple Reflections

(7)

Effect of Rise Time on Reflections

(2)

Reflections From Reactive Loads

(4)

Termination Schemes to Eliminate Reflections

(4)

Additional Examples

(6)

Problem

(1)

Goals

(1)

Calculating the Cross-Sectional Geometry of the PCB

(1)

Calculating the Propagation Delay

(1)

Determining the Wave Shape Seen at the Receiver

(1)

Creating an Equivalent Circuit

(2)

Crosstalk

(32)

Mutual Inductance and Mutual Capacitance

(1)

Inductance and Capacitance Matrix

(2)

Field Simulators

(1)

Crosstalk-Induced Noise

(6)

Simulating Crosstalk Using Equivalent Circuit Models

(1)

Crosstalk-Induced Flight Time and Signal Integrity Variations

(10)

Effect of Switching Patterns on Transmission Line Performance

(6)

Simulating Traces in a Multiconductor System Using a Single-Line Equivalent Model

(3)

Crosstalk Trends

(3)

Termination of Odd- and Even-Mode Transmission Line Pairs

(2)

Pi Termination Network

(1)

T Termination Network

(1)

Minimization of Crosstalk

(1)

Additional Examples

(6)

Problem

(1)

Goals

(1)

Determining the Maximum Crosstalk-Induced Impedance and Velocity Swing

(2)

Determining if Crosstalk Will Induce False Triggers

(2)

Nonideal Interconnect Issues

(28)

Transmission Line Losses

(17)

Conductor DC Losses

(1)

Dielectric DC Losses

(1)

Skin Effect

(11)

Frequency-Dependent Dielectric Losses

(4)

Variations in the Dielectric Constant

(1)

Serpentine Traces

(3)

Intersymbol Interference

(2)

Effects of 90° Bends

(2)

Effect of Topology

(3)

Connectors, Packages, and Vias

102

(27)

Vias

102

(2)

Connectors

104

(8)

Series Inductance

104

(1)

Shunt Capacitance

105

(1)

Connector Crosstalk

105

(1)

Effects of Inductively Coupled Connector Pin Fields

106

(3)

EMI

109

(1)

Connector Design Guidelines

110

(2)

Chip Packages

112

(17)

Common Types of Packages

113

(4)

Creating a Package Model

117

(4)

Effects of a Package

121

(6)

Optimal Pin-Outs

127

(2)

Nonideal Return Paths, Simultaneous Switching, Noise, and Power Delivery

129

(27)

Nonideal Current Return Paths

129

(12)

Path of Least Inductance

129

(1)

Signals Traversing a Ground Gap

130

(4)

Signals That Change Reference Planes

134

(1)

Signals Referenced to a Power or a Ground Plane

135

(5)

Other Nonideal Return Path Scenarios

140

(1)

Differential Signals

140

(1)

Local Power Delivery Networks

141

(10)

Determining the Local Decoupling Requirements for High-Speed I/O

144

(3)

System-Level Power Delivery

147

(2)

Choosing a Decoupling Capacitor

149

(1)

Frequency Response of a Power Delivery System

150

(1)

SSO/SSN

151

(5)

Minimizing SSN

154

(2)

Buffer Modeling

156

(22)

Types of Models

157

(1)

Basic CMOS Output Buffer

157

(18)

Basic Operation

157

(7)

Linear Modeling of the CMOS Buffer

164

(8)

Behavioral Modeling of the Basic CMOS Buffer

172

(3)

Output Buffers That Operate in the Saturation Region

175

(2)

Conclusions

177

(1)

Digital Timing Analysis

178

(16)

Common-Clock Timing

178

(5)

Common-Clock Timing Equations

180

(3)

Source Synchronous Timing

183

(9)

Source Synchronous Timing Equations

186

(3)

Deriving Source Synchronous Timing Equations from an Eye Diagram

189

(2)

Alternative Source Synchronous Schemes

191

(1)

Alternative Bus Signaling Techniques

192

(2)

Incident Clocking

192

(1)

Embedded Clock

192

(2)

Design Methodologies

194

(38)

Timings

195

(5)

Worst-Cast Timing Spreadsheet

196

(2)

Statistical Spreadsheets

198

(2)

Timing Metrics, Signal Quality Metrics, and Test Loads

200

(10)

Voltage Reference Uncertainty

200

(2)

Simulation Reference Loads

202

(4)

Flight Time

206

(1)

Flight-Time Skew

207

(2)

Signal Integrity

209

(1)

Design Optimization

210

(5)

Paper Analysis

211

(1)

Routing Study

212

(3)

Sensitivity Analysis

215

(14)

Initial Trend and Significance Analysis

215

(6)

Ordered Parameter Sweeps

221

(3)

Phase 1 Solution Space

224

(1)

Phase 2 Solution Space

225

(3)

Phase 3 Solution Space

228

(1)

Design Guidelines

229

(1)

Extraction

230

(1)

General Rules of Thumb to Follow When Designing a System

230

(2)

Radiated Emissions Compliance and System Noise Minimization

232

(44)

FCC Radiated Emission Specifications

233

(1)

Physical Mechanisms of Radiation

233

(13)

Differential-Mode Radiation

234

(7)

Common-Mode Radiation

241

(4)

Wave Impedance

245

(1)

Decoupling and Choking

246

(17)

High-Frequency Decoupling at the System Level

248

(5)

Chocking Cables and Localized Power and Ground Planes

253

(8)

Low-Frequency Decoupling and Ground Isolation

261

(2)

Additional PCB Design Criteria, Package Considerations, and Pin-Outs

263

(2)

Placement of High-Speed Components and Traces

263

(1)

Crosstalk

263

(1)

Pin Assignments and Package Choice

264

(1)

Enclosure (Chassis) Considerations

265

(8)

Shielding Basics

265

(2)

Apertures

267

(5)

Resonances

272

(1)

Spread Spectrum Clocking

273

(3)

High-Speed Measurement Techniques

276

(42)

Digital Oscilloscopes

276

(7)

Bandwidth

277

(1)

Sampling

278

(3)

Other Effects

281

(2)

Statistics

283

(1)

Time-Domain Reflectometry

283

(6)

TDR Theory

284

(3)

Measurement Factors

287

(2)

TDR Accuracy

289

(6)

Launch Parasitics

290

(2)

Probe Types

292

(1)

Reflections

293

(1)

Interface Transmission Loss

293

(1)

Cable Loss

294

(1)

Amplitude Offset Error

294

(1)

Impedance Measurement

295

(4)

Accurate Characterization of Impedance

295

(2)

Measurement Region in TDR Impedance Profile

297

(2)

Odd- and Even-Mode Impedance

299

(1)

Crosstalk Noise

299

(1)

Propagation Velocity

300

(3)

Length Difference Method

301

(1)

Y-Intercept Method

301

(1)

TDT Method

302

(1)

Vector Network Analyzer

303

(15)

Introduction to S Parameters

304

(1)

Equipment

305

(1)

One-Port Measurements (Zo,L,C)

305

(5)

Two-Port Measurements (Td, Attenuation, Crosstalk)

310

(4)

Calibration

314

(1)

Calibration for One-Part Measurements

315

(1)

Calibration for Two-Part Measurements

316

(1)

Calibration Verification

316

(2)

Appendix A: Alternative Characteristic Impedance Formulas

318

(3)

A.1 Microstrip

318

(1)

A.2 Symmetric Stripline

319

(1)

A.3 Offset Stripline

319

(2)

Appendix B: GTL Current-Mode Analysis

321

(8)

B.1 Basic GTL Operation

321

(2)

B.2 GTL Transitions When a Middle Agent Is Driving

323

(2)

B.3 GTL Transitions When an End Agent With a Termination Is Driving

325

(2)

B.4 Transitions When There is a Pull-Up at the Middle Agent

327

(2)

Appendix C: Frequency-Domain Components in a Digital Signal

329

(3)

Appendix D: Useful S-Parameter Conversions

332

(6)

D.1 ABCD, Z, and Y Parameters

332

(3)

D.2 Normalizing the S Matrix to a Different Characteristic Impedance

335

(1)

D.3 Derivation of the Formulas Used to Extract the Mutual Inductance and Capacitance from a Short Structure Using S21 Measurements

336

(1)

D.4 Derivation of the Formula to Extract Skin Effect Resistance from a Transmission Line

337

(1)

Appendix E: Definition of the Decibel

338

(2)

Appendix F: FCC Emission Limits

340

(2)

Bibliography

342

(3)

Index

345

Please wait while the item is added to your bag...

FREE SHIPPING

Rent More, Save More! Use code: BBRENTAL

5% off 1 book, 7% off 2 books, 10% off 3+ books

High-Speed Digital System Design A Handbook of Interconnect Theory and Design Practices

Summary

Author Biography

Table of Contents

Supplemental Materials

FREE SHIPPING

Rent More, Save More! Use code: BBRENTAL

5% off 1 book, 7% off 2 books, 10% off 3+ books

High-Speed Digital System Design A Handbook of Interconnect Theory and Design Practices

Summary

Author Biography

Table of Contents

Supplemental Materials

Digital License