System-on-Chip Test Architectures

Note: Supplemental materials are not guaranteed with Rental or Used book purchases.

ISBN: 9780123739735 | 012373973X
Cover: Hardcover
Copyright: 11/20/2007

Buy New

Print on Demand: 2-4 Weeks. This item cannot be cancelled or returned.

$84.02
eBook

Available Instantly

Online: 1825 Days

Downloadable: Lifetime Access

*To support the delivery of the digital material to you, a digital delivery fee of $3.99 will be charged on each digital item.

$98.34*

Written by a stellar team of field experts, this title is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that allow VSLI designers, DFT practitioners, and students to master quickly System-on-Chip Test architectures, memory, and analog/mixed-signal designs.

Introduction
Digital Test Architectures
Fault-Tolerant Design
SOC/NOC Test Architectures
SIP Test Architectures
Delay Testing
Low-Power Testing
Coping with Physical Failures, Soft Errors, and Reliability Issues
Design for Manufacturability and Yield
Design for Debug and Diagnosis
Software-Based Self-Testing
FPGA Testing
MEMS Testing
High-Speed I/O Interface
Analog and Mixed-Signal Test Architectures
RF Testing
Testing Aspects of Nanotechnology Trends
Table of Contents provided by Publisher. All Rights Reserved.

FREE SHIPPING

Rent More, Save More! Use code: BBRENTAL

5% off 1 book, 7% off 2 books, 10% off 3+ books

System-on-Chip Test Architectures

Summary

Table of Contents

Supplemental Materials